

SDS 900891C
\$1.00

**DIAGNOSTIC PROGRAM MANUAL
SIGMA 5 AND 7
CPU DIAGNOSTIC SYSTEM (PATTERN)
PROGRAM NO. 704043C**

October 1968

**This publication supersedes SDS 900891B,
dated June 1968**

SCIENTIFIC DATA SYSTEMS • 701 South Aviation Boulevard • El Segundo, Calif., 90245 • 213/772-4511

© 1967, 1968, Scientific Data Systems, Inc.

LIST OF EFFECTIVE PAGES

Total number of pages is 34, as follows:

Page No.	Issue	Page No.	Issue
Title	Original		
A	Original		
i thru ii	Original		
1-1 thru 1-2	Original		
2-1 thru 2-6	Original		
3-1 thru 3-4	Original		
4-1 thru 4-18	Original		

TABLE OF CONTENTS

Section	Title	Page
I	INTRODUCTION	1-1
	1-1 Scope of Manual	1-1
	1-2 Program Objective	1-1
	1-3 General Specifications	1-1
II	OPERATING INSTRUCTIONS	2-1
	2-1 General	2-1
	2-2 Loading Procedure	2-1
	2-3 Success Indications	2-1
	2-4 Error Indications and Recovery Procedures	2-1
	2-5 Options	2-2
	2-6 Loop on Current Test	2-2
	2-7 Repeat Test with Current Parameters	2-2
	2-8 Halt to Change Register Page Limits or Memory Limits	2-2
	2-9 No Halt on Errors	2-2
	2-10 Program Reinitialization	2-2
III	PROGRAM DESCRIPTION	3-1
	3-1 General	3-1
	3-2 Individual Register Test	3-1
	3-3 Register Page Addressing Test	3-1
	3-4 Memory Access Test	3-1
	3-5 Memory Execution Test	3-1
	3-6 Flow Charts	3-1
IV	PROGRAM LISTING	4-1

LIST OF ILLUSTRATIONS

Figure	Title	Page
2-1	Error Analysis Flow Chart	2-4
2-2	Simplified Logic Diagram	2-5
3-1	Pattern Program Flow Chart	3-2

LIST OF TABLES

Table	Title	Page
1-1	General Specifications	1-1
1-2	Testing Prerequisites	1-1
2-1	Switch Settings for Program Loading	2-1
2-2	LT26 Switch Settings	2-2
2-3	Register Block Module Locations	2-3

RELATED PUBLICATIONS

<u>Publication Title</u>	<u>Publication No.</u>
Sigma 5 Computer, Reference Manual	900959
Sigma 5 Computer, Technical Manual	901172
Sigma 7 Computer, Reference Manual	900950
Sigma 7 Computer, Technical Manual	901060
Sigma Symbol and Meta-Symbol, Reference Manual	900952

SECTION I INTRODUCTION

1-1 SCOPE OF MANUAL

This manual describes the Pattern program of the CPU Diagnostic System designed for the Sigma 5 and Sigma 7 computers, manufactured by Scientific Data Systems.

This manual is made up of four sections. Section I is a general introduction to the Pattern program. Section II contains a discussion of operating procedures. Section III contains a detailed description of the program operation. Section IV contains the program's complete symbolic listing as generated by the Sigma Metasymbol Assembler.

1-2 PROGRAM OBJECTIVE

The purpose of the Pattern program is to detect and report any malfunctioning in any general register of each register page implemented, and to test the ability of the CPU to access and execute instructions from each core memory address.

1-3 GENERAL SPECIFICATIONS

Table 1-1 lists the general specifications for this program.

Table 1-2 shows the testing that must have been successfully completed before the Pattern program is run. Also listed are the testing prerequisites for the other Sigma 5/7 CPU diagnostic programs.

Table 1-1. General Specifications

Computer configuration	Any Sigma 5 or Sigma 7 computer with card reader or paper tape reader for program input
Memory size	4K minimum (4096 words)
Optional equipment	None

Table 1-2. Testing Prerequisites

Program	Prerequisite Program
Sense (Sigma 7 only)	None
Verify	None
Pattern	Verify
Auto	Verify, Pattern*
Suffix	Auto
Float	Auto
Interrupt	Auto
Memory Protect	Suffix
Map (Sigma 7 only)	Suffix

*For the Auto test to run, the block 0 register must be functioning correctly, as tested by the Pattern program

SECTION II

OPERATING INSTRUCTIONS

2-1 GENERAL

The Pattern diagnostic program consists of two general test sections: the register block test and the memory test. Each of these two sections in turn consists of two subsections. The first subsection of the register block test is to detect any error in any register of register blocks implemented (called type 1 errors). The second subsection is to report any errors (called type 2 errors) caused by interaction between the register blocks.

The memory test consists of the access test (type 3 errors) and the execution test (type 4 errors). The purpose is to reference all available memory locations as operand address and attempt to execute an instruction from each location.

2-2 LOADING PROCEDURE

Table 2-1 shows the control panel switch settings to be used for loading the program.

After the switches have been set as indicated in table 2-1, the following procedure is required:

- a. Place the COMPUTE switch in the IDLE position.
- b. Place the program card deck (or paper tape) in the appropriate reader and start the reader.
- c. Clear memory by pressing the CPU RESET/CLEAR and SYS RESET/CLEAR buttons simultaneously.
- d. Set the UNIT ADDRESS switches to the address of the input device.

Table 2-1. Switch Settings for Program Loading

Switch	Setting
CONTROL MODE	LOCAL
WATCHDOG TIMER	NORMAL
INTERLEAVE SELECT	NORMAL
PARITY ERROR MODE	CONT
AUDIO	ON
CLOCK MODE	CONT
ADDR STOP	Off
SENSE Switches	0

- e. Press the LOAD switch.

- f. Place the COMPUTE switch in the RUN position.

If the program is loaded with the switches set according to table 2-1, it will automatically branch to the starting location and begin running.

2-3 SUCCESS INDICATIONS

Provided that no errors occur, and if SENSE switches 1, 3, and 4 are all reset during the execution, the program will run continuously in cyclical fashion. A more positive determination of successful operation is obtained by setting SENSE switch 3, which brings the program to halt at a specified location, and then examining the pass count in general register 4.

See pages 2 and 3 of the program listing for a summary of SENSE switch indications and other displayed information.

2-4 ERROR INDICATIONS AND RECOVERY PROCEDURES

The program requires that general register 0 of page 0 is functioning properly. Any errors associated with this register will halt the program at error waits, the locations of which are specified on page 5 of the program listing under the heading of Additional Error Wait Locations.

The program cannot be continued further until register 0 is corrected. If replacing page 0 modules does not correct the malfunction, there could be interaction with either the REU (Register Extension Unit) or other internal pages.

Whenever program halt occurs due to a possible REU interaction, general register 0 will contain zeros in one or more bits of the interacting byte (or bytes). The operator is advised to pull out the BCR module in the CPU associated with failing byte. If the problem is still present, remove the modules for pages 1, 2, or 3 or the CPU. Sigma 5 may be affected by IOFM modules (see table 2-3 for all module locations).

If removing the BCR module does not rectify the register 0 error, reinsert the module and follow the procedure given below to pinpoint the fault in the REU which causes the problem.

- a. Ensure that the LT26 switches are set according to table 2-2 (LT26 module sets REU address).

- b. If only some but not all bits in register 0 are failing, the most probable error is interference from page 4, 5, 6, or

7 in the REU at the faulty bits. Refer to table 2-3 for module locations. If, however, all bits of a byte (or bytes) of register 0 are in error, proceed according to the error analysis flow chart, figure 2-1, and perform the following test whenever called for after removing a given module.

TEST: Check register 0 to see if the error is corrected. This is done by storing FFFFFFFFFF_{16} in register 0, followed by a display of register 0. (It must be ensured that none of the display lamps are burned out.)

If register 0 still shows the error, reinsert the removed module and continue with the procedure in the flow chart from the point the branch was made to this test.

If, however, register 0 appears to be corrected, the removed module is a possible source of the error. Replace the module with a new one and examine register 0 again.

If the error reappears after replacing the module, refer to Logic Equations (Dwg. No. 124817) or the simplified logic diagram, figure 2-2, for further troubleshooting.

Any error involving other registers in any page will terminate the program at error wait location 1E3. A complete set of error information as to the types and the source is available to the operator on page 4 of the program listing. Module locations are given in table 2-3.

Similarly, any core memory operand access errors or instruction execution errors will halt the program at the same wait location, 1E3. See page 5 of the listing for information associated with these errors.

Table 2-2. LT26 Switch Settings

Register Block Numbers	S3-2	S3-1	S2-2
4 through 7	0	0	1
8 through 11	0	1	0
12 through 15	0	1	1
16 through 19	1	0	0
20 through 23	1	0	1
24 through 27	1	1	0
28 through 31	1	1	1
Note: S2-1, S1-2, S1-1, S4-1, and S4-2 settings are irrelevant			

If the loop on current test option (see paragraph 2-6) is invoked before clearing the wait, the error halt will not occur during the loop.

2-5 OPTIONS

Options by means of SENSE switches are incorporated into the Pattern program to give the operator a more flexible tool for diagnosing failures.

2-6 LOOP ON CURRENT TEST

If SENSE switch 1 is set following an error, the test that detected a failure continues to repeat until SENSE switch 1 is reset.

2-7 REPEAT TEST WITH CURRENT PARAMETERS

If SENSE switch 2 is reset, the program calculates the number of implemented register pages and the core memory configuration on the first pass only and uses these values in the subsequent passes. If, however, SENSE switch 2 is set, the program recalculates on every pass. Switch 2 should thus be reset whenever the parameter change option is used (see paragraph 2-8).

2-8 HALT TO CHANGE REGISTER PAGE LIMITS OR MEMORY LIMITS

By setting SENSE switch 3, the operator halts the program at the end of the current program execution pass at location 1AB. At this time, the following information is displayed on the specified registers:

Register	Contents
0	Value of starting test page shown in bits 23-27
1	Last page implemented shown in bits 23-27
2	Minimum test core address
3	Maximum test core address
4	Pass count
5	Error count

Before proceeding, the contents of registers 0, 1, 2, or 3 may be altered to suit the operator's immediate need. The previous option (paragraph 2-7) is normally invoked in conjunction with this option.

2-9 NO HALT ON ERRORS

If SENSE switch 4 is set, no error wait will be recognized by the program except errors associated with register 0. The error count is maintained independent of this option.

2-10 PROGRAM REINITIALIZATION

With the COMPUTE switch at IDLE position, pressing the SYSTEM RESET/CLEAR button returns the program to the starting point. Reinitialization is also achieved by the execution of PCP interrupt.

Table 2-3. Register Block Module Locations

CPU										REU			
Reg. Page No.	Sigma 5				Sigma 7				Register Page (Block) Number	Sigma 5/7			
	Byte 0	Byte 1	Byte 2	Byte 3	Byte 0	Byte 1	Byte 2	Byte 3		Byte 0	Byte 1	Byte 2	Byte 3
0	09K	19K	05S	09T	01T	15T	01L	01Q	4, 8, 12, 16, 20, 24, 28	23A	19A	14A	04A
1	10K	18K	06S	10T	02T	16T	02L	02Q	5, 9, 13, 17, 21, 25, 29	22A	18A	13A	03A
2	11K	17K	07S	11T	03T	17T	03L	03Q	6, 10, 14, 18, 22, 26, 30	21A	17A	12A	02A*
3	12K	16K	08S	12T	04T	18T	04L	04Q	7, 11, 15, 19, 23, 27, 31	20A	16A	11A	01A†
BCR	13K	15K	09S	13T	05T	19T	05L	05Q	*Remove XT10 from 05A † Remove XT10's from 05A, 09A				

IOFM	05K	23K	01S	01T									
	06K	22K	02S	02T									
	07K	21K	03S	03T									
	08K	20K	04S	04T									
					05T								
					06T								
					07T								
					08T								




Figure 2-1. Error Analysis Flow Chart




Figure 2-2. Simplified Logic Diagram

SECTION III PROGRAM DESCRIPTION

3-1 GENERAL

After the program load, program execution begins with testing the proper operation of register 0 and then initialization and determination of the number of register pages implemented in the test computer. This is accomplished by loading a register in each page with X'555555', then examining the register for the content. A positive nonzero content indicates implementation. The value of the maximum implemented pages is stored for future reference.

The core memory size is determined by accessing each location until a nonexistent memory trap occurs at maximum address plus 1. The maximum address is also stored for future reference.

All above parameters can be altered by the operator (see paragraph 2-8).

The actual Pattern program tests are described in paragraphs 3-2 through 3-5.

3-2 INDIVIDUAL REGISTER TEST

Register 0 is independently tested at the beginning of the program. All other registers of all pages are then tested individually in turn. This is done by first storing a number pattern (called test pattern) in the register under test, followed by a routine which loads all remaining registers of the test page with the complement of the test pattern. The test register is then examined for containing the test pattern.

3-3 REGISTER PAGE ADDRESSING TEST

The purpose of this test is to detect errors arising when one page is affected by addressing another page. The test begins by loading all registers of all the implemented pages with ones. Then starting with the first page (test page), registers 0 and 8 of this page are cleared to zero. The

register pointer is then advanced to scan succeeding pages one by one with registers 0 and 8 of each page tested for retaining the previously stored ones.

If no error is reported, the test page is incremented by one and the register pointer is set to the test page. Once again, registers 0 and 8 are cleared, followed by examination of succeeding pages. The process is repeated until all the implemented pages are tested.

3-4 MEMORY ACCESS TEST

Each memory location, from address 300_{16} to maximum, is set equal to its own address. All test memory is then sequentially read, with the content of each location compared against an independent counter that is incremented for each sequential memory access. Errors precipitate a halt at the common error wait.

3-5 MEMORY EXECUTION TEST

All of test memory is preloaded with an unconditional branch to an error routine. Starting with the lowest test address and proceeding sequentially through core to the maximum test address, each test location is loaded with a BIR instruction whose R field equals C and whose effective address is set to the normal program return. Register C is set to $7FFFFFFF_{16}$ and program control is transferred to the test location.

Successful execution of the BIR increments register C once and causes a branch back to the test program, where the process is repeated for the next memory location. Failure of the BIR to execute properly results in a branch to error; the program ultimately halts at the common error wait.

3-6 FLOW CHARTS

Figure 3-1 is a flow chart of the entire Pattern program.




Figure 3-1. Pattern Program Flow Chart (Sheet 1 of 3)




Figure 3-1. Pattern Program Flow Chart (Sheet 2 of 3)




Figure 3-1. Pattern Program Flow Chart (Sheet 3 of 3)

SDS 900891

SECTION IV
PROGRAM LISTING

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

SYSTEM SIGZPDP

1

1 * REVISION C00 - REVISION DATE 1 OCT, 1968. PROGRAM REVISED TO RUN WITH
2 * 1 REGISTER PAGE (PAGE 0), OR MORE. PREVIOUSLY IT REQUIRED MULTIPLE
3 * PAGES.
4 *
5 *
6 *
7 *
8 0000000A A EQU X'A'
9 0000000B B EQU X'B'
10 0000000C C EQU X'C'
11 0000000D D EQU X'D'
12 0000000E E EQU X'E'
13 0000000F F EQU X'F'

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

PAGE

2

14 *
15 *
16 * PROGRAM CONTROL AND DISPLAY INFORMATION
17 *
18 *
19 * SENSE
20 * SWITCH CONDITION ACTION
21 * ----- ----- -----
22 *
23 * 1 RESET NORMAL OPERATION
24 * SET LOOP ON CURRENT TEST (SSA MUST BE AN
25 * TO BYPASS THE ERROR-WAIT)
26 *
27 * 2 RESET REPEAT TEST WITH CURRENT PAGE LIMITS
28 * AND/OR WITH CURRENT CORE PARAMETERS
29 *
30 * SET RECALCULATE REGISTER-PAGE LIMITS
31 * AND/OR CORE SIZE LIMITS
32 *
33 * 3 RESET NORMAL OPERATION
34 * SET HALT TO CHANGE MEMORY LIMITS
35 * AND/OR RP LIMITS (SEE NEXT PAGE)
36 *
37 * 4 RESET HALT ON ERRORS
38 * SET NO HALT ON ERRORS

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

PAGE

3

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

* PCP INTERRUPT - REINITIALIZE AND EXECUTE PROGRAM.

* SENSE SWITCH 3 SET HALTS THE PROGRAM AT LOCATION '1AB1'. THE FOLLOWING REGISTERS WILL DISPLAY THE SPECIFIED INFORMATION :-

* REGISTER CONTENTS

* -----

* 0 VALUE OF STARTING PAGE SHOWN IN BITS 20-27

* 1 MAXIMUM PAGES IMPLEMENTED!!!!!! BITS 20-27

* 2 MINIMUM TEST CORE ADDRESS

* 3 MAXIMUM TEST CORE ADDRESS

* 4 PASS COUNT

* 5 ERROR COUNT

* REGISTERS Q-3 MAY BE ALTERED PRIOR TO CLEARING THE HALT

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

PAGE

4

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

* AS A RESULT OF ANY REGISTER-PAGE ERRORS :-

* THE FOLLOWING ERROR INFORMATION IS DISPLAYED IN THE SPECIFIED REGISTERS SUBSEQUENT TO THE ERROR HALT AT LOCATION LABELLED '1AB1'.

* REGISTER CONTENTS

* -----

* 0 ERROR IDENTIFIER AND LOCATION
10R0OPPF = (TYPE 1) REGISTER PAGE ERRER
FAULTY BYTE B IN REGISTER R OF PAGE PP

* 20R0OPPH = (TYPE 2) MISADDRESSED PAGE PP = ERRER
IN BYTE B OF REGISTER R

* 1 MAXIMUM PAGES IMPLEMENTED (APPLIES TO ALL TYPES)

* 2 CURRENT PATTERN (APPLIES TO ERROR-TYPE 1 ONLY)

* 3 RECEIVED PATTERN (APPLIES TO ERROR-TYPE 1 ONLY)

* 4 DIFFERING BITS IN R2 AND R4 (ERROR-TYPE 1 ONLY)

* 5 DESIRED PAGE --- (APPLIES TO ERROR-TYPE 2 ONLY)
00000OPPO = PAGE DESIRED WAS PP IN ADDRESSING

* 'PP' VALUE RANGES ARE 00-1F FOR SIGMA 71 00-OF FOR SIGMA 5

* FOR MODULE LOCATIONS REFER TO TABLE '2-3' OF THE MANUAL.

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

5

84
85
86 • AS A RESULT OF ANY MEMORY ERROR :-
87 • THE FOLLOWING ERROR INFORMATION IS DISPLAYED IN THE SPECIFIED
88 • REGISTERS SUBSEQUENT TO THE ERROR HALT AT LOCATION '1F3'
89
90 • REGISTER CONTENTS
91 • -----
92 • 0 • ERROR IDENTIFIER AND LOCATION
93 • 300YYYYY = (TYPE 3) ACCESS ERROR AT CORE
94 • ADDRESS YYYYY
95 • 400YYYYY = (TYPE 4) EXECUTION ERROR AT CORE
96 • ADDRESS YYYYY
97
98
99 • 1 • MAXIMUM PAGE IMPLEMENTED
100 • 2 • MAXIMUM CORE ADDRESS
101 • 3 • ACCUMULATIVE ERROR COUNT
102 • 4 • NUMBER OF PROGRAM PASSES
103 • 5 • ERRONEOUS RESULT
104 • 6 • PREDETERMINED RESULT
105 • 7 • DIFFERENCE BETWEEN R5 AND R6
106
107
108
109
110
111
112
113
114
115
116
117
118
119
* ADDITIONAL ERROR WAIT LOCATIONS:
* HALT AT LOCATION '06A' SIGNIFIES FAULTY REG.0, OR PAGES 1,2,8R3, OR
* REG NO.1 INTERFERENCE. FAULTY BITS INDICATED BY ZEROS IN REGISTER 0
* FOR CORRECTIVE ACTION SEE PARAGRAPH 2-4 OF THE MANUAL
* HALT AT LOCATION '071' SIGNIFIES FAULTY R0 AT BITS SHOWN BY 1
* HALTS AT ALL ADD LOCATIONS '24F' TO '277' INDICATE SPECIFIC
* SPURIOUS TRAP OR INTERRUPT. SEE LISTING FOR IDENTIFICATION

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

6

120 PAGE
121 01 00040 BRG X140!
122 01 00040
123
124 • TRAP LOCATIONS
125 01 00040 OF4001FC XPSD,4 NOMOP
126 01 00041 OF0001FA XPSD,0 UNIMP
127 01 00042 OF0001FC XPSD,0 STACK
128 01 00043 OF000202 XPSD,0 \$FLB
129 01 00044 OF000206 XPSD,0 FLOAT
130 01 00045 OF00020A XPSD,0 DEC
131 01 00046 OF00020E XPSD,0 TIMER
132 01 00047 OF000222 XPSD,0 TRAPUN
133 01 00048 OF000212 XPSD,0 CALL1
134 01 00049 OF000216 XPSD,0 CALL2
135 01 0004A OF00021A XPSD,0 CALL3
136 01 0004B OF00021E XPSD,0 CALL4
137 01 0004C OF000222 XPSD,0 TRAPUN
138 01 0004D OF000222 XPSD,0 TRAPUN
139 01 0004E OF000222 XPSD,0 TRAPUN
140 01 0004F OF000222 XPSD,0 TRAPUN

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

7

141
142 *
143 * INTERRUPT LOCATIONS
144 *
145 01 00050 0F000226 XPSD,0 POWBN
146 01 00051 0F00022A XPSD,0 POWOFF
147 01 00052 3300022E MTW,0 PULSE1
148 01 00053 3300022F MTW,0 PULSE2
149 01 00054 33000230 MTW,0 PULSE3
150 01 00055 33000231 MTW,0 PULSE4
151 01 00056 0F000232 XPSD,0 MEMPAR
152 01 00057 0F000236 XPSD,0 INTUN
153 01 00058 0F00023A XPSD,0 COUNT1
154 01 00059 0F00023E XPSD,0 COUNT2
155 01 0005A 0F000242 XPSD,0 COUNT3
156 01 0005B 0F000246 XPSD,0 COUNT4
157 01 0005C 0F00024A XPSD,0 INPUT
158 01 0005D 0F00024E XPSD,0 PCPINT
159 01 0005E 0F000236 XPSD,0 INTUN
160 01 0005F 0F000236 XPSD,0 INTUN

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

8

161
162 *
163 * REGISTER 0 TEST - ENTRY FROM PROGRAM LOAD OR PCP INTERRUPT
164 *
165 01 00060 2F0002C1 START LRP ZFRB PAGE 0
166 01 00061 3200029D REUTST LW,0 MINS1 RO=1
167 01 00062 4800029D EBR,0 MINS1 IS RO=1, TEST FOR REU AND RO
168 01 00063 69300066 BCS,3 \$+3 NA, GR WAIT
169 01 00064 32000000 A LW,0 0 IS RO=0
170 01 00065 68300068 BCR,3 REUBK YES, NO REU INTERFERENCE
171 01 00066 3200029D LW,0 MINS1 RO=1
172 01 00067 6C000010 A RD,0 X'10'
173 01 00068 69800061 BCS,2 REUTST SS1 SET
174 01 00069 2E000000 A WAIT YES, TEST REU AND RO AGAIN
175 *
176 * FAULTY RO OR REU - SEE PAGE 5 OF THIS LISTING UNDER ADDITIONAL ERROR
177 *
178 01 0006A 68000061 B REUTST LOOP UNTIL BOTH REU AND RO ARE OK
179 01 0006B 22000000 A REUBK LI,0 0 TEST RO FOR OPEN CIRCUIT
180 01 0006C 48000000 A EBR,0 0 IS RO=0
181 01 0006D 68300072 BCR,3 ROGARD YES, PROCEED WITH THE TEST
182 01 0006E 6C000010 A RD,0 X'10'
183 01 0006F 69800068 BCS,2 REUBK SS1 SET
184 01 00070 2E000000 A WAIT YES, TEST RO FOR OPEN CIRCUITS AGAIN
185 *
186 * FAULTY RO - SEE PAGE 5 OF THIS LISTING UNDER 'ADDITIONAL ERRORS WAITS'
187 *
188 01 00071 68000068 B REUBK

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968 9
 PAGE
 * INITIALIZATION PROCEDURE
 189
 190
 191
 192 01 00072 321002A0 R0G0BD LW,1 ARMINT
 193 01 00073 6D101200 A WD,1 X'1200'
 194 01 00074 320002A5 LW,0 HALT
 195 01 00075 35000011 A STW,D X'11'
 196 01 00076 32000289 LW,0 BRST
 197 01 00077 35000026 A STW,D X'26'
 198 01 00078 320002C1 LW,0 ZERO
 199 01 00079 350002BA STW,D PASCTR
 200 01 0007A 350002B8 STW,D PASTAG
 201 01 0007B 320002B4 LW,D BNE
 202 01 0007C 350002A4 STW,D ERRCTR
 ARM AND ENABLE PCP, PARITY INTERRUPT
 CLEAR PASS COUNTER
 CLEAR INITIAL PASSING TAG
 CLEAR ERROR COUNTER TO 1
 * PROCEDURE TO CALCULATE THE REGISTER PAGE LIMITS
 * BEGIN TO CALCULATE NO. OF PAGES
 203
 204
 205 01 0007D 320002BC RESET LW,0 REGLIM
 206 01 0007E 350002B6 STW,D PAGE
 207 01 0007F 350002B7 STW,D PAGEP
 208 01 00080 650000A1 PSCAN BIR,D \$+1
 209 01 00081 480002BC EBR,D REGLIM
 210 01 00082 350002B6 STW,D PAGE
 211 01 00083 480002A9 EBR,D MAXPAG
 212 01 00084 6830008E BCR,3 ENDPAG
 213 01 00085 320002C1 LW,0 ZERB
 214 01 00086 2F0002B6 LRP PAGE
 215 01 00087 32000292 LW,0 FIVES
 216 01 00088 32100000 A LW,1 0
 217 01 00089 6820008E BCR,2 ENDPAG
 218 01 0008A 2F0002C1 LRP ZERO
 219 01 0008B 320002B6 LW,0 PAGE
 220 01 0008C 350002B7 STW,D PAGEP
 221 01 0008D 68000080 B PSCAN
 222 01 0008E 2F0002C1 LRP ZERO
 223 01 0008F 320002B7 LW,0 PAGEP
 224 01 00090 480002BC EBR,D REGLIM
 INCREMENT PAGE COUNT
 PAGE=00000PPF
 ARE ALL 32 PAGES IMPLEMENTED
 YES
 YES, INVESTIGATE NEXT PAGE, BY PAGE 0
 SCAN NEXT PAGE
 USE PAGE 0
 MASK PUT 4 LEAST SIG. DIGITS
 *C

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968 10
 226 01 00091 350002B9 STW,D PAGLIM STORE PAGE LIMIT

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51COO 10 OCT, 1968

11

```

227          *
228          *
229          * SELECT THE PAGE TO BE TESTED
230
231 01 00092 320002C2 TESTPG LW,0 7FSZRO R=0X1FFFFFFF01
232 01 00093 350002B6 STW,0 PAGE INITILIZE PAGE COUNTER
233 01 00094 320002B6 NEWPAG LW,0 PAGE GET CURRENT PAGE
234 01 00095 480002B9 EBR,0 PAGLIM IS THIS LAST PAGE
235 01 00096 683000F5 BCR,3 TESTPP YES, GO TO DB PAGE ADDRESSING TEST
236 01 00097 320002B6 LW,0 PAGE GET CURRENT PAGE AGAIN
237 01 00098 480002BC EBR,0 REGLIM EBR WITH F
238 01 00099 6500009A BIR,0 $+1 INCREMENT PAGE COUNTER
239 01 0009A 350002B6 STW,0 PAGE STORE NEW PAGE COUNTER
240
241          * SELECT TEST PATTERNS IN CONSECUTIVE ORDER
242          *
243 01 00098 2F0002C1 GETPAT LRP ZERO RETURN TO PAGE ZERO
244 01 0009C 320002C0 STW,0 PATSCT PATSCT=LW,0 PATTRN
245 01 0009D 350000A5 STW,0 PATN0W SET PATTERN SELECTOR CODE
246 01 0009E 3200029D LW,0 MINS1 ALL 1'S
247 01 0009F 3500028E STW,0 PATCNT SET PATTERN COUNTER ==1
248 01 000A0 3200028E NXTPAT LW,0 PATCNT GET PATTERN COUNTER
249 01 000A1 650000A2 BIR,0 $+1 INCREMENT PATTERN COUNTER
250 01 000A2 3500028E STW,0 PATCNT
251 01 000A3 4800028B EBR,0 PATLIM LAST PATTERN
252 01 000A4 68300094 HCR,3 NEWPAG
253
254          * EXECUTE ! LW,0 PATTRN + PATCNT ! TO POINT TO PROPER PATTERN
255          *
256 01 000A5 00000000 A PATN0W DATA 0 SELECT TEST PATTERN
257 01 000A6 3500028F STW,0 PATST0 PUT CURRENT TEST PATTERN IN MEMORY
258 01 000A7 4800029D EBR,0 MINS1 FIND 1'S COMPLEMENT OF TEST PATTERN
259 01 000A8 35000290 STW,0 CMPATR STORE IT IN MEMORY
260 01 000A9 320000A5 LW,0 PATN0W
261 01 000AA 650000AB BIR,0 $+1
262 01 000AB 350000A5 STW,0 PATN0W

```

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51COO 10 OCT, 1968

12

```

263          PAGE
264
265          * LOAD CURRENT REGISTER WITH PATTERN
266
267 01 000AC 320002C1 DUMPAT LW,0 ZERO R=0
268 01 000AD 35000297 STW,0 R R-COUNTER = 0
269 01 000AE 35000298 STW,0 RR LDATP = LW,0 PATS TO
270 01 000AF 32000296 LW,0 LDATP
271 01 000B0 350000A4 STW,0 SELECT GET REGISTER SELECTOR CODE
272 01 000B1 3200029E LW,0 STRPAT STRPAT = STW,0 TEMP
273 01 000B2 350000CD STW,0 STARE SET REGISTER STORAGE CODE
274 01 000B3 2F0002B6 NXTRG LRP PAGE SET PINTER TO CURRENT PAGE
275 01 000B4 00000000 A SELECT DATA 0 LOAD PATTERN TO CURRENT REGISTER R
276
277          * LOAD ALL REGISTERS ( EXCEPT CURRENT REG. ) OF THE CURRENT PAGE WITH
278          * COMPLEMENT OF THE CURRENT PATTERN
279          *
280 01 000B5 2F0002C1 LRP ZERO RETURN TO PAGE 0
281 01 000B6 32000298 REGLD0 LW,0 RR GET R-COUNTER
282 01 000B7 48000297 EBR,0 R IS R-COUNTER = TO CURRENT REG. R
283 01 000B8 683000FF BCR,3 PRESRG YES, SKIP LOADING IT WITH CMPATR
284 01 000B9 32000294 LW,0 LOADRG LOADRG = LW,0 CMPATR
285 01 000BA 48000298 EBR,0 RR MODIFY R FIELD
286 01 000BB 350000RD STW,0 REGMD SET REGISTER SELECTOR CODE
287 01 000BC 2F0002B6 LRP PAGE ADVANCE TO CURRENT PAGE
288 01 000BD 00000000 A REGMD DATA 0 LOAD CRML. OF PATTERN TO REG. R
289 01 000BE 2F0002C1 LRP ZERO RETURN TO PAGE 0
290 01 000BF 32000298 PRESRG LW,0 RR GET R-COUNTER
291 01 000C0 48000291 EBR,0 FIVEFS MODIFY LOWER BYTES FOR INCREMENTING
292 01 000C1 650000C2 BIR,0 $+1 INCREMENT R-COUNTER
293 01 000C2 35000298 STW,0 RR STORE IT BACK
294 01 000C3 4800029A EBR,0 RMAX AS THIS LAST REGISTER
295 01 000C4 683000C6 HCR,3 TSTREG YES, GO TEST THE CURRENT TEST-RG.
296 01 000C5 680000B6 B REGLD REPEAT TO LOAD NEXT REGISTER

```

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

13

297	*				
298	*	• EXAMINE THE TEST REGISTER FOR CONTAINING THE CURRENT PATTERN			
299	*				
300					
301	01 000C6	22000000 A	TSTREG	LW,0 0	INITIALIZE R-COUNTER
302	01 000C7	35000298		STW,0 RR	IS THIS PAGE 0
303	01 000CB	32000286		LW,0 PAGE	YES, MAKE TEST
304	01 000C9	693000CC		BCS,3 EXAMIN	IS THIS R0 OF PAGE 0
305	01 000CA	32000297		LW,0 R	YES, DO NOT TEST R0
306	01 000CB	683000D2		BCR,3 REGBD	RETURN TO TEST PAGE
307	01 000CC	2F000286	EXAMIN	LRP PAGE	STORE REG. R IN LOCATION TEMP
308	01 000CD	00000000 A	STORE	DATA 0	RETURN TO PAGE 0
309	01 000CE	2F0002C1		LRP ZERO	FETCH STORED DATA
310	01 000CF	3200029F		LW,0 TEMP	COMPARE WITH CURRENT PATTERN
311	01 000D0	480002FF		E8R,0 PATSTB	UNEQUAL GO TO FIND FAULTY BYTE
312	01 000D1	693000PF		BCS,3 BYTERR	GET R
313	01 000D2	32000297	REGBD	LW,0 R	MODIFY TO INCREMENT BY OVERFLOW
314	01 000D3	48000291		E8R,0 FIVEFS	INCREMENT R
315	01 000D4	650000D5		BIR,0 \$+1	STORE NEW VALUE OF R
316	01 000D5	35000297		STW,0 R	LAST REGISTER
317	01 000D6	4800029A		E8R,0 RMAX	YES, REPEAT CURRENT PAGE TEST WITH
318	01 000D7	683000A0		BCR,3 NXTPAT	NEXT PATTERN
319			*		
320	01 000D8	32000297		LW,0 R	LOOPAT = LW,0 PATSTB
321	01 000D9	48000296		E8R,0 LOOPAT	MODIFY LOAD LOCATION FOR NEXT REG.
322	01 000DA	350000B4		STW,0 SELECT	
323	01 000DB	32000297		LW,0 R	
324	01 000DC	4800029E		E8R,0 STRPAT	STRPAT= STW,0 TEMP
325	01 000DD	350000CD		STW,0 STORE	MODIFY STORE LOCATION FOR NEXT REG.
326	01 000DE	680000B3		R NEXTRG	GO TEST NEXT REGISTER

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

14

327	*				
328	*	• FIND FAULTY BYTE IN THE SPECIFIED REGISTER			
329	*				
330					
331	01 000DF	320002C1	BYTERR	LW,0 ZERO	INITIALIZE THE BYTE COUNTER
332	01 000E0	35000288		STW,0 BYTCNT	BYTCNT = LW,0 BYTO
333	01 000E1	32000286		LW,0 BYTM8D	SET BYTE MODIFYING CODE
334	01 000E2	350000F3		STW,0 BYTNOW	GET PROPER BYTES MASK
335	01 000E3	00000000 A	BYTNOW	DATA 0	STORE IN MASK
336	01 000E4	3500029C		STW,0 MASK	GET STORED BYTE
337	01 000E5	3200029F		LW,0 TEMP	TEST THE BYTE WITH ORIGINAL BYTE
338	01 000E6	4800028F		E8R,0 PATSTB	DISCARD OTHER INTERFERING BYTES
339	01 000E7	4800029C		AND,0 MASK	ERROR, GO TO ERROR ROUTINE
340	01 000E8	69300118		BCS,3 REGERR	NO ERROR
341	01 000E9	32000288	RFTBYT	LW,0 BYTCNT	INCREMENT BYTE COUNTER
342	01 000EA	650000EB		BIR,0 \$+1	
343	01 000EB	35000288		STW,0 BYTCNT	
344	01 000EC	48000284		E8R,0 BYTMAX	LAST BYTE
345	01 000ED	683000F2		BCR,3 TSTS1	YES, TEST SS1 FOR REPETITION
346	01 000EE	320000F3		LW,0 BYTNOW	\$A
347	01 000EF	650000F0		BIR,0 \$+1	MODIFY LOCATION TO GET NEXT BYTE
348	01 000FO	350000E3		STW,0 BYTNOW	GO TEST NEXT BYTE
349	01 000F1	680000E3		R BYTNOW	
350			*		
351	*	• TEST SWITCH 1, SS • SET IF TESTING THE SAME FAULTY REGISTER DESIRED			
352	*				
353	01 000F2	6C000010 A	TSTS1	RD,C X'10'	IS SS1 SET
354	01 000F3	698000DF		BCS,B BYTERR	YES, REPEAT TESTING SAME REGISTER
355	01 000F4	6F0000D2		B REGBD	NO, ADVANCE TO TEST NEXT REGISTER

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968 15

356						
357			*			
358			* TEST FOR CORRECT ADDRESSING OF THE IMPLEMENTED PAGES			
359			*			
360	01 000F5	2F0002C1	TESTPP	LRP	ZERO	SET RP TO PAGE ZERO
361	01 000F6	320002B9		LW,O	PAGLIM	IS ONLY PAGE 0 IMPLEMENTED
362	01 000F7	68300156		BCR,3	CORSLZ	YES, GO TO CORE TEST *C
363	01 000F8	320002C1		LW,O	ZERO	
364	01 000F9	350002B6		STW,O	PAGE	INITIALIZE PAGE COUNTER
365	01 000FA	320002C1	FILL1S	LW,O	ZERO	
366	01 000FB	35000297		STW,O	R	R=0
367	01 000FC	32000295		LW,O	LDMNS1	SET CODE TO LOAD REGISTERS ==1
368	01 000FD	350000FF		STW,O	M0DREG	
369	01 000FE	2F0002B6	LADREG	LRP	PAGE	SET CURRENT PAGE
370			*			
371			* EXECUTE ' LW,R ==1 ' IN ORDER TO LOAD ALL REGS. OF CURRENT PAGE ==1			
372			*			
373	01 000FF	00000000 A	M0DREG	DATA	0	
374	01 00100	2F0002C1		LRP	ZERO	BACK TO PAGE 0
375	01 00101	32000297		LW,O	R	FETCH R
376	01 00102	48000291		E0R,O	FIVEFS	MODIFY LBFR BITS FOR INCREMENTATION
377	01 00103	65000104		BIR,O	\$+1	INCREMENT R BY OVERFLOW
378	01 00104	35000297		STW,O	R	STORE NEW R
379	01 00105	4800029A		E0R,O	RMAX	LAST REGISTER IN CURRENT PAGE
380	01 00106	68300108		BCR,3	FLPAGE	YES, FLIP THE PAGE
381	01 00107	32000297		LW,O	R	
382	01 00108	48000295		E0R,O	LDMNS1	LDMNS1= LW,O MING1
383	01 00109	350000FF		STW,O	M0DREG	MODIFY LOCATION TO SET NEXT REG. ==1
384	01 0010A	680000FF		R	L0DREG	LOAD NEXT R ==1

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968 16

385						
386						
387			*			
388			* FLIP TO LOAD REGISTERS OF THE PAGE ==1			
389	01 0010H	2F0002C1	FLPAGE	LRP	ZERO	RETURN TO PAGE 0
390	01 0010C	320002B6		LW,O	PAGE	GET PAGE COUNTER
391	01 0010D	480002B9		E0R,O	PAGLIM	LAST PAGE
392	01 0010E	68300114		BCR,3	FULPGS	YFS
393	01 0010F	320002B6		LW,O	PAGE	GET PAGE COUNTER
394	01 00110	480002BC		E0R,O	REGLIM	MODIFY TO INCREMENT BY OVERFLOW
395	01 00111	65000112		BIR,O	\$+1	INCREMENT PAGE COUNTER
396	01 00112	350002B6		STW,O	PAGE	STORE NEW VALUE OF THE PAGE COUNTER
397	01 00113	680000FA		B	FILL1S	NB, LOAD NEXT PAGE ALL REGS. ==1
398	01 00114	320002C1	FULPGS	LW,O	ZERO	
399	01 00115	350002B6		STW,O	PAGE	INITIALIZE PAGE COUNTER
400	01 00116	35000293		STW,O	FLPCNT	INITIALIZE PAGE FLIP
401	01 00117	2F0002B6	BEGPAG	LRP	PAGE	SET RP TO CURRENT PAGE
402	01 00118	320002C1		LW,O	ZERO	CLEAR REGISTER 0
403	01 00119	328002C1		LW,B	ZERO	CLEAR REGISTER B

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

17

404	*	* FLIP PAGES AND CHECK CONTENTS FOR ANY CHANGE DUE TO MISSADDRESSING				
405						
406						
407						
408	01 0011A	2F0002C1	FLIPAG	LRP	ZERO	RETURN TO PAGE 0
409	01 0011B	32000293		LW,0	FLPCNT	
410	01 0011C	480002B9		EOR,0	PAGLIM	LAST PAGE
411	01 0011D	6830012D		BCR,3	PAGNXT	YES, PROCEED TO NEXT PAGE
412	01 0011E	32000293		LW,0	FLPCNT	GFT PAGE FLIP COUNTER
413	01 0011F	480002B8		EOR,0	REGLIM	MODIFY TO INCREMENT
414	01 00120	65000121		BIR,0	\$+1	INCREMENT BY OVERFLOW
415	01 00121	35000293		STW,0	FLPCNT	STORE NEW VALUE OF PAGE FLIP
416	01 00122	320002C1		LW,0	ZERO	
417	01 00123	2F000293		LRP	FLPCNT	RETURN TO SAME PAGE FLIPPED
418	01 00124	48000290		EOR,0	MINS1	CLEAR REGISTER 0
419	01 00125	69300137		BCS,3	ERRQ17	MISADDRESSING IN REGS 0-7 THIS PAGE
420	01 00126	3200029D		LW,0	MINS1	RESTORE REGISTER 0 ==1
421	01 00127	48800290		EOR,8	MINS1	CLEAR REGISTER 8
422	01 00128	6930013D		BCS,3	ERR8TF	MISADDRESSING IN REGS 8-F THIS PAGE
423	01 00129	2F000293	FRESHP	LRP	FLPCNT	
424	01 0012A	32800290		LW,8	MINS1	
425	01 0012B	3200029D		LW,0	MINS1	
426	01 0012C	6800011A		B	FLIPAG	GO TO FLIP THE PAGE AND TEST
427	01 0012D	320002B6	PAGNXT	LW,0	PAGE	SET RP TO CURRENT PAGE
428	01 0012E	480002B8		EOR,0	REGLIM	MODIFY PAGE TO INCREMENT
429	01 0012F	65000130		BIR,0	\$+1	INCREMENT THE PAGE
430	01 00130	350002B6		STW,0	PAGE	STORE NEW VALUE OF PAGE
431	01 00131	480002B9		EOR,0	PAGLIM	LAST PAGE
432	01 00132	68300156		BCR,3	CORSIZ	YES, GO TO CORE TEST
433	01 00133	320002B6		LW,0	PAGE	NO, FFTCH PAGE TESTED
434	01 00134	35000293		STW,0	FLPCNT	STORE IT TO START FLIPPING FROM HERE
435	01 00135	3200029D		LW,0	MINS1	RESTORE REGISTER 0 TO -1
436	01 00136	68000117		B	BEGPAG	PROCEED TO TEST NEXT PAGE

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

18

437	*	* DISTINGUISH BETWEEN REGISTERS A-F IN ADDRESSING ERRORS				
438						
439						
440						
441	01 00137	350002BD	ERR0T7	STW,0	SAVERR	SAVE FAULTY REGISTER
442	01 00138	3200029D		LW,0	MINS1	RESTORE R0 ==1
443	01 00139	2F0002C1		LRP	ZERO	BACK TO PAGE ZERO
444	01 0013A	320002C1		LW,0	ZERO	R0=0
445	01 0013B	35000297		STW,0	R	SELECT R0
446	01 0013C	68000141		B	PFAULT	
447	01 0013D	350002BD	ERRRTF	STW,0	SAVERR	SAVE FAULTY REGISTER
448	01 0013E	2F0002C1		LRP	ZERO	BACK TO PAGE 0
449	01 0013F	32000299		LW,0	R8	SELECT R8
450	01 00140	35000297		STW,0	R	
451	01 00141	320002C1	PFAULT	LW,C	ZERO	
452	01 00142	350002A8		STW,0	BYTCNT	BYTE COUNT 0
453	01 00143	320002B6		LW,0	BYTMAD	BYTMAD=LW,0 BYTES
454	01 00144	35000145		STW,0	BYTCUR	
455	01 00145	00000000 A	BYTCUR	DATA	0	SELECT UNDESIRED BYTES
456	01 00146	3500029C		STW,0	MASK	STORE IN LOCATION MASK
457	01 00147	320002BD		LW,0	SAVERR	FETCH FAULTY REGISTER
458	01 00148	4800029C		AND,0	MASK	SELECT DESIRED BYTE
459	01 00149	693001C5		BCS,3	PAGERR	ANY DIGIT ==1 IF YES NOTE AS ERROR
460	01 0014A	32000288	RETPAG	LW,0	BYTCNT	NO
461	01 0014B	6500014C		BIR,0	\$+1	INCREMENT BYTE COUNTER
462	01 0014C	35000288		STW,0	BYTCNT	
463	01 0014D	48000284		EOR,0	BYTMAX	LAST BYTE
464	01 0014E	68300153		BCR,3	SS1TST	CHECK SS1
465	01 0014F	32000145		LW,0	BYTCUR	
466	01 00150	65000151		BIR,0	\$+1	INCREMENT LOCATION TO TEST NEXT BYTE
467	01 00151	35000145		STW,0	BYTCUR	
468	01 00152	68000145		B	BYTCUR	GO TO TEST NEXT BYTE
469	01 00153	6C000010 A	SS1TST	RD,0	X'10'	SS1 SET
470	01 00154	69800141		BCS,8	PFAULT	YES, REPEAT TEST FOR THE SAME PAGE
471	01 00155	68000129		B	FRESHP	NO,

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968
PAGE

19

472 *
473 *
474 * CALCULATE MAXIMUM CORE ADDRESS
475 *
476 01 00156 2F0002C1 CORSIZ LRP ZERO
477 01 00157 320002BB LW,0 PASTAG
478 01 00158 6830015B BCR,3 \$+3
479 01 00159 6C000010 A RD,0 X'10'
480 01 0015A 68400168 BCR,4 CORFIL
481 01 0015B 321002B3 LW,1 N300
482 01 0015C 320002AC LW,0 MEMFIL
483 01 0015D 6500015E SETFIL BIR,0 \$+1
484 01 0015E 3500015F STW,0 \$+1
485 01 0015F 00000000 A DATA 0
486 01 00160 6510015D BIR,1 SETFIL
487 01 00161 321002A8 LW,1 MAXCSR
488 01 00162 481002A8 MAXMEM AND,1 MAXCOR
489 01 00163 351002AB STW,1 MEMMAX
490 01 00164 321002B5 LW,1 P300
491 01 00165 351002AD STW,1 MEMIN
492 01 00166 32000292 LW,0 FIVES
493 01 00167 350002BB STW,0 PASTAG
494 *
495 * SET EACH CORE LOCATION EQUAL TO ITS OWN ADDRESS
496 *
497 01 00168 328002AF CORFIL LW,8 MEMSTO
498 01 00169 488002AD EBR,X MEMIN
499 01 0016A 326002AD LW,6 MEMIN
500 01 0016B 358001AC CORLBD STW,8 \$+1
501 01 0016C 00000000 A DATA 0
502 01 0016D 329002AB LW,9 MEMMAX
503 01 0016E 48900006 A EBR,9 6
504 01 0016F 68300173 BCR,3 MACTST
505 01 00170 65600171 BIR,6 \$+1
506 01 00171 65800172 BIR,8 \$+1
507 01 00172 6800016B BCR,0 CORLBD
RESET PAGE POINTER
IS THIS THE FIRST PASS
YES, CALCULATE CORE SIZE
IS SSZ SET
NO, USE CURRENT CORE SIZE
YES, RECALCULATE CORE SIZE
INCREMENT STW ADDRESS
EXECUTE STW,1 (R0)+1
INCREMENT FILL DATA
128K CORE IMPLEMENTED
TRAP RETURN = MASK BUT NON-ADDRESS
SAVE MAX ADDRESS
SAVE MIN TEST ADDRESS
STORE NON-ZERO NO. IN PASTAG
ADD MIN TEST ADDRESS
INITIAL ADDRESS AND TEST VALUE
EXECUTE STW,6 TEST ADDRESS
TEST VALUE = MAX ADDRESS
YES
NO, INCREMENT TEST VALUE
INCREMENT TEST ADDRESS

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968
PAGE

20

508 *
509 *
510 * TEST CORE MEMORY BETWEEN DEFINED LIMITS FOR CONTENT EQUAL TO ADDRESS
511 *
512 01 00173 32A002BE MACTST LW,A ST6BCR
513 01 00174 48A002AD EBR,A MEMIN
514 01 00175 32B002A3 LW,B BTERR
515 01 00176 32B002AE LW,F MEML9D
516 01 00177 488002AD EBR,F MEMIN
517 01 00178 326002AD LW,G MEMIN
518 01 00179 3580017A MACLUP STW,8 \$+1
519 01 0017A 00000000 A DATA 0
520 01 0017B 32700006 A LW,9 6
521 01 0017C 45700005 A EBR,7 5
522 01 0017D 6830017F BCR,3 \$+2
523 01 0017E 680001CF BCR,D MACERR
524 01 0017F 6C000010 A MAERET RD,0 X'10'
525 01 00180 6980017A BCS,R MACLUP+1
526 01 00181 35A00182 STW,A \$+1
527 01 00182 00000000 A DATA 0
528 01 00183 329002AB LW,9 MEMMAX
529 01 00184 48900006 A EBR,9 6
530 01 00185 6830018A BCR,3 MEXTST
531 01 00186 65600187 BIR,6 \$+1
532 01 00187 65800188 BIR,R \$+1
533 01 00188 65A00189 BIR,A \$+1
534 01 00189 68000179 BCR,0 MACLUP
ADD MIN TEST ADDRESS
ERRBR BRANCH FOR MEM EXECUTE TEST
ADD TEST ADDRESS
INITIAL TEST VALUE
EXECUTE LW,5 TEST ADDRESS
PREDETERMINED VALUE
PREDETERMINED = ACTUAL
YES
NO, MEMORY ACCESS ERRBR
CS1 SET
YES, REPEAT TEST FOR THIS ADDRESS
NO,
STORE (BCR,0 MEXERR)EBR EXECUTE TEST
TEST VALUE = MAX ADDRESS
YES, PROCEED TO NEXT TEST
INCREMENT TEST VALUE
INCREMENT TEST ADDRESS
INCREMENT REFILL ADDRESS

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968
PAGE

21

535			*	TEST INSTRUCTION EXECUTION FROM EACH LOCATION WITHIN MEMORY LIMITS	
536			*		
537					
538					
539	01 0018A	329002A3	MEXTST	LW,R B70ERR LW,S STORE9 EOR,R MEMIN	LOAD BRANCH TO ERROR LOAD STORE R9 ADD MIN TEST ADDRESS
540	01 0018B	328002C0		LW,A BIRLD	LOAD TEST RIR
541	01 0018C	488002AD		LW,B STOBIR	LOAD STORE RA
542	01 0018D	32A002A1		EOR,R MEMIN	ADD MIN TEST ADDRESS
543	01 0018E	328002BF		LW,D B70BIR	LOAD BRANCH TO TEST ADDRESS
544	01 0018F	488002AD		EOR,D MEMIN	ADD MIN TEST ADDRESS
545	01 00190	32D002A2		STW,B *+1	
546	01 00191	48D002AD		DATA 0	EXECUTE STW,A TEST ADDRESS
547	01 00192	35800193	MEXLUP	LW,C MAXPOS	RC = LARGEST POSITIVE VALUE
548	01 00193	00000000 A		STW,D *+1	
549	01 00194	32C002AA	TESTEX	DATA 0	EXECUTE BCR,D TEST ADDRESS
550	01 00195	35D00196		RD,O X'10'	SUCCESSFUL EXECUTION RETURN
551	01 00196	00000000 A		BCR,B TESTEX	SSI SET - REPEAT TEST FOR THIS ADDR
552	01 00197	6C000010 A	EXRET	STW,B *+1	
553	01 00198	69800194		DATA 0	REPLACE BIR WITH BCR TO ERROR
554	01 00199	3580019A		LW,E 8	CURRENT TEST LOCATION
555	01 0019A	00000000 A		AND,E MAXCSR	ADDRESS MASK
556	01 0019B	32E00008 A		EOR,E MEMAX	CURRENT ADDRESS = MEMORY LIMIT
557	01 0019C	48E002A8		BCR,C PASINC	YES, EXECUTION TEST COMPLETED
558	01 0019D	48E002AB		BIR,R *+1	A8, TEST NEXT LOCATION
559	01 0019E	683001A3		BIR,B *+1	
560	01 0019F	658001A0		BIR,D *+1	
561	01 001A0	65B001A1		BCR,O MEXLUP	
562	01 001A1	65D001A2			
563	01 001A2	68000192			

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968
PAGE

22

564			*	END OF PROGRAM PASS. INCREMENT PASS COUNTER AND DISPLAY MEMORY	
565			*		
566			*	PARAMETERS FOR ALTERATION IF REQUESTED.	
567			*		
568			*		
569	01 001A3	324002FA	PASINC	LW,4 PASCTR	
570	01 001A4	654001A5		BIR,4 *+1	
571	01 001A5	354002FA		STW,4 PASCTR	
572	01 001A6	320002FB		LW,0 PAGREG	
573	01 001A7	6C000010 A		RD,O X'10'	SS3 SET
574	01 001A8	682001B1		BCR,P REITER	N8
575	01 001A9	321002B9		LW,1 PAGLIM	
576	01 001AA	322002AD		LW,2 MEMIN	
577	01 001AB	323002AB		LW,3 MEMAX	
578	01 001AC	325002A4		LW,5 ERRCTR	YES, HALT FOR CHANGE OF REGISTER- PAGE LIMITS AND/OR MEMORY LIMITS
579	01 001AD	2E000000 A		WAIT	
580			*		
581	01 001AE	351002F9		STW,1 PAGLIM	
582	01 001AF	352002AD		STW,2 MEMIN	
583	01 001B0	353002AR		STW,3 MEMAX	
584	01 001B1	350002B6	REITER	STW,0 PAGE	ENTER DESIRED STARTING PAGE
585	01 001B2	350002B8		STW,0 PAGBEG	
586	01 001B3	6C000010 A		RD,O X'10'	SS2 SET
587	01 001B4	6840009B		BCR,4 GETPAT	REPEAT TEST WITH CURRENT PAGE LIMITS AND/OR CURRENT CHRE PARAMETERS
588			*		
589	01 001B5	320002C1		LW,0 ZERO	
590	01 001B6	350002B8		STW,0 PAGBEG	
591	01 001B7	6800007D		B RESET	RETURN TO RECALCULATE PARAMETERS

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51COO 10 OCT, 1968
PAGE

23

* ERROR ROUTINES FOR REGISTER PAGE TESTS			
596	01 001B8	320002C1	REGERR LW,0 ZERO CLEAR REGISTER ZERO
597	01 001B9	48000286	EOR,0 PAGE RECORD PAGE
598	01 001BA	48000297	EOR,0 R RECORD R
599	01 001BB	48000288	EOR,0 BYTCNT PFCORD BYTE
600	01 001BC	48000298	EOR,0 REGIND REGIND=X'10000000'
601	01 001BD	32100287	LW,1 BYTRET RETURN ENTRY
602	01 001BE	351001EA	STW,1 RETURN
603	01 001BF	32100289	LW,1 PAGLIM LOAD REG.1 WITH MAX. PAGE IMPLEMENTED
604	01 001C0	3220028F	LW,2 PATSTO LOAD REG.2 WITH CURRENT PATTERN
605	01 001C1	3230029F	LW,3 TEMP LOAD REG.3 WITH PATTERN RECEIVED
606	01 001C2	32400002 A	LW,4 2 LOAD REG.4 WITH DIFFERING BITS
607	01 001C3	48400003 A	EOR,4 3
608	01 001C4	680001E2	B ERROR
609	01 001C5	320002C1	PAGERR LW,0 ZERO CLEAR R0
610	01 001C6	48000293	EOR,0 FLPCNT RECORD HIGHER PAGE NUMBER BITS 23-27
611	01 001C7	48000297	EOR,0 R RECORD R IN BITS R-11
612	01 001C8	48000288	EOR,0 BYTCNT RECORD BYTE NO. BITS 29-31
613	01 001C9	4800028D	EOR,0 PGAIND PGAIND=X'20000000'
614	01 001CA	325002B6	LW,5 PAGE RECORD DESIRED PAGE IN R5-BITS 23-27
615	01 001CB	321002FA	LW,1 PAGRET RETURN ENTRY
616	01 001CC	351001EA	STW,1 RETURN
617	01 001CD	321002F9	LW,1 PAGLIM RECORD PAGES IMPLEMENTED IN R1
618	01 001CE	680001E2	B ERROR

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51COO 10 OCT, 1968
PAGE

24

* ERROR ROUTINES FOR MEMORY TESTS			
619			
620			
621			
622			
623	01 001CF	32000006 A	MACERR LW,7 6 FAILING ADDRESS
624	01 001D0	480002A6	EOR,0 MACERI ERROR ID
625	01 001D1	32F002A7	LW,F MACRET RETURN ENTRY
626	01 001D2	35F001FA	STW,F RETURN
627	01 001D3	32100289	ERINFP LW,1 PAGLIM MAXIMUM PAGES IMPLEMENTED
628	01 001D4	322002AB	LW,2 MEMAX MAXIMUM CORE ADDRESS
629	01 001D5	323002A4	LW,3 ERRCTR ERROR COUNT
630	01 001D6	324002BA	LW,4 PASCTR PASS COUNT
631	01 001D7	680001F2	BCR,0 ERROR
632	01 001DA	32000008 A	MEXERR LW,0 R FAILING ADDRESS
633	01 001D9	480002A8	AND,0 MAXCHR ADDRESS MASK
634	01 001DA	480002B1	EOR,0 MEXERI ERROR ID
635	01 001DB	32F002B0	LW,F MEXRET RETURN ENTRY
636	01 001DC	35F001FA	STW,F RETURN
637	01 001DD	3250000C A	LW,5 C RESULT IN RC AFTER BIR,C
638	01 001DE	326002B2	LW,6 MINUS1 CORRECT RESULT IN RC
639	01 001DF	32700005 A	LW,7 5
640	01 001EO	48700006 A	EOR,7 6 DIFFERENCE
641	01 001E1	680001D3	BCR,0 ERINFO
642			
643			
644	01 001E2	68000041 A	ERRRR WD,0 X'41' TURN BN ALARM
645	01 001E3	6C000010 A	RD,C X'10' BS4 SET
646	01 001E4	691001E6	BCS,1 \$+2 YES, NO HALT ON ERROR
647	01 001E5	2F000000 A	FRHALT WAIT
648			* REFER TO PAGE 4 OF LISTING FOR AMPLIFYING ERROR INFORMATION
649	01 001E6	68000040 A	WD,0 X'40' TURN BFF ALARM
650	01 001E7	320002A4	LW,0 ERRCTR INCREMENT ERROR COUNT
651	01 001E8	650001E9	BIR,0 \$+1
652	01 001E9	350002A4	STW,0 ERRCTR
653	01 001EA	00000000 A	RETURN DATA 0 RETURN BRANCH

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

25

			PAGE	
654		*		
655			• TRAP PROCESSING SWITCH	
656		*		
657				
658			BBUND 8	
659	01 001EC	00000000 A	NONBP	DATA 0
660	01 001ED	00000000 A		DATA 0
661	01 001EE	000001F0		DATA NONBP+4
662	01 001EF	00000000 A		DATA 0
663	01 001FO	68000252		BCR,O TRAP40
664	01 001F1	68000252		BCR,O TRAP40
665	01 001F2	68000252		BCR,O TRAP40
666	01 001F3	2E000000 A		WAIT
667	01 001F4	68000162		BCR,O MAXMEM
668	01 001F5	2E000000 A		WAIT
669	01 001F6	2E000000 A		WAIT
670	01 001F7	2E000000 A		WAIT
671	01 001F8	68000252		BCR,O TRAP40
672			BBUND 8	NONEXISTENT INSTRUCTION
673	01 001FA	00000000 A	UNIMP	DATA 0
674	01 001FB	00000000 A		DATA 0
675	01 001FC	00000254		DATA TRAP41
676	01 001FD	00000000 A		DATA 0
677	01 001FE	00000000 A	STACK	DATA 0
678	01 001FF	00000000 A		DATA 0
679	01 00200	00000256		DATA TRAP42
680	01 00201	00000000 A		DATA 0
681	01 00202	00000000 A	GFLB	DATA 0
682	01 00203	00000000 A		DATA 0
683	01 00204	00000258		DATA TRAP43
684	01 00205	00000000 A		DATA 0
685	01 00206	00000000 A	FLBAT	DATA 0
686	01 00207	00000000 A		DATA 0
687	01 00208	0000025A		DATA TRAP44
688	01 00209	00000000 A		DATA 0

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

26

			PAGE	
689		*		
690				
691	01 0020A	00000000 A	DEC	DATA 0
692	01 0020B	00000000 A		DATA 0
693	01 0020C	0000025C		DATA TRAP45
694	01 0020D	00000000 A		DATA 0
695	01 0020E	00000000 A	TIMER	DATA 0
696	01 0020F	00000000 A		DATA 0
697	01 00210	0000025E		DATA TRAP46
698	01 00211	00000000 A		DATA 0
699	01 00212	00000000 A	CALL1	DATA 0
700	01 00213	00000000 A		DATA 0
701	01 00214	00000260		DATA TRAP48
702	01 00215	00000000 A		DATA 0
703	01 00216	00000000 A	CALL2	DATA 0
704	01 00217	00000000 A		DATA 0
705	01 00218	00000242		DATA TRAP49
706	01 00219	00000000 A		DATA 0
707	01 0021A	00000000 A	CALL3	DATA 0
708	01 0021B	00000000 A		DATA 0
709	01 0021C	00000244		DATA TRAP4A
710	01 0021D	00000000 A		DATA 0
711	01 0021E	00000000 A	CALL4	DATA 0
712	01 0021F	00000000 A		DATA 0
713	01 00220	00000246		DATA TRAP4B
714	01 00221	00000000 A		DATA 0
715	01 00222	00000000 A	TRAPUN	DATA 0
716	01 00223	00000000 A		DATA 0
717	01 00224	00000268		DATA TUNASS
718	01 00225	00000000 A		DATA 0

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

27

719 *
720 *
721 * INTERRUPT PROCESSING SWITCH
722 *
723 *
724 01 00226 00000000 A P8WON BOUND 8
725 01 00227 00000000 A DATA 0
726 01 00228 0000026A DATA INT50
727 01 00229 00000000 A DATA 0
728 01 0022A 00000000 A P8WEFF DATA 0
729 01 0022B 00000000 A DATA 0
730 01 0022C 0000026C DATA INT51
731 01 0022D 00000000 A DATA 0
732 01 0022E 00000000 A PULSE1 DATA 0
733 01 0022F 00000000 A PULSE2 DATA 0
734 01 00230 00000000 A PULSE3 DATA 0
735 01 00231 00000000 A PULSE4 DATA 0
736 01 00232 00000000 A MEMPAR DATA 0
737 01 00233 00000000 A DATA 0
738 01 00234 0000026E DATA INT56
739 01 00235 00000000 A DATA 0
740 01 00236 00000000 A INTLUN DATA 0
741 01 00237 00000000 A DATA 0
742 01 00238 00000270 DATA IUNASS
743 01 00239 00000000 A DATA 0
744 01 0023A 00000000 A COUNT1 DATA 0
745 01 0023B 00000000 A DATA 0
746 01 0023C 00000272 DATA INT58
747 01 0023D 00000000 A DATA 0
748 01 0023E 00000000 A COUNT2 DATA 0
749 01 0023F 00000000 A DATA 0
750 01 00240 00000274 DATA INT59
751 01 00241 00000000 A DATA 0

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

28

752 *
753 *
754 01 00242 00000000 A COUNT3 DATA 0
755 01 00243 00000000 A DATA 0
756 01 00244 00000276 DATA INT5A
757 01 00245 00000000 A DATA 0
758 01 00246 00000000 A COUNT4 DATA 0
759 01 00247 00000000 A DATA 0
760 01 00248 00000278 DATA INT5B
761 01 00249 00000000 A DATA 0
762 01 0024A 00000000 A INBUT DATA 0
763 01 0024B 00000000 A DATA 0
764 01 0024C 0000027A DATA INT5C
765 01 0024D 00000000 A DATA 0
766 01 0024E 00000000 A PCPINT DATA 0
767 01 0024F 00000000 A DATA 0
768 01 00250 00000060 RESTRT DATA START
769 01 00251 00000000 A DATA 0

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968
PAGE

29

770
771 * TRAP HALTS FOR IDENTIFICATION OF SPURIOUS TRAPS
772 *
773 *
774 BOUND 8
775 01 00252 2E000000 A TRAP40 WAIT NONALLOWED OPERATION
776 01 00253 68000060 BCR,D START UNIMPLEMENTED INSTRUCTION
777 01 00254 2F000000 A TRAP41 WAIT PUSH-DOWN STACK LIMIT REACHED
778 01 00255 68000060 BCR,D START
779 01 00256 2E000000 A TRAP42 WAIT BCR,D START
780 01 00257 68000060 BCR,D START FIXED-POINT ARITHMETIC OVERFLOW
781 01 00258 2E000000 A TRAP43 WAIT BCR,D START FLOATING-POINT FAULT
782 01 00259 68000060 BCR,D START
783 01 0025A 2E000000 A TRAP44 WAIT BCR,D START DECIMAL ARITHMETIC FAULT
784 01 0025B 68000060 BCR,D START
785 01 0025C 2E000000 A TRAP45 WAIT BCR,D START WATCHDOG TIMER RUN-BUT
786 01 0025D 68000060 BCR,D START
787 01 0025E 2E000000 A TRAP46 WAIT BCR,D START CALL1
788 01 0025F 68000060 BCR,D START
789 01 00260 2F000000 A TRAP48 WAIT BCR,D START CALL2
790 01 00261 68000060 BCR,D START
791 01 00262 2E000000 A TRAP49 WAIT BCR,D START CALL3
792 01 00263 68000060 BCR,D START
793 01 00264 2E000000 A TRAP4A WAIT BCR,D START CALL4
794 01 00265 68000060 BCR,D START
795 01 00266 2E000000 A TRAP4B WAIT BCR,D START
796 01 00267 68000060 BCR,D START
797 01 00268 2E000000 A TUNASS WAIT BCR,D START UNASSIGNED TRAP 45,47,4C-4F
798 01 00269 68000060 BCR,D START

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968
PAGE

30

799
800 * INTERRUPT HALTS FOR IDENTIFICATION OF SPURIOUS INTERRUPTS
801 *
802 *
803 BBOUND 8
804 01 0026A 2F000000 A INT50 WAIT POWER BN
805 01 0026B 0E000250 LPSD,O RESTRT POWER BFF
806 01 0026C 2F000000 A INT51 WAIT MEMORY PARITY
807 01 0026D 0F000250 LPSD,O RESTRT
808 01 0026E 2E000000 A INT56 WAIT LPSD,O RESTRT
809 01 0026F 0E000250 LPSD,O RESTRT UNASSIGNED INTERRUPT 57,5E,5F
810 01 00270 2E000000 A TUNASS WAIT LPSD,O RESTRT
811 01 00271 0E000250 LPSD,O RESTRT COUNTER 1 ZERO
812 01 00272 2E000000 A INT58 WAIT LPSD,O RESTRT COUNTER 2 ZERO
813 01 00273 0F000250 LPSD,O RESTRT
814 01 00274 2E000000 A INT59 WAIT LPSD,O RESTRT COUNTER 3 ZERO
815 01 00275 0F000250 LPSD,O RESTRT
816 01 00276 2E000000 A INT5A WAIT LPSD,O RESTRT COUNTER 4 ZERO
817 01 00277 0E000250 LPSD,O RESTRT
818 01 00278 2F000000 A INT5B WAIT LPSD,O RESTRT
819 01 00279 0E000250 LPSD,O RESTRT INPUT/OUTPUT
820 01 0027A 2E000000 A INT5C WAIT LPSD,O RESTRT
821 01 0027B 0E000250 LPSD,O RESTRT

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

			PAGE
822			
823	01 0027C	3C3C3C3C A	PATTRN DATA X'3C3C3C3C'
824	01 0027D	C3C3C3C3 A	DATA X'C3C3C3C3'
825	01 0027E	5A5A5A5A A	DATA X'5A5A5A5A'
826	01 0027F	A5A5A5A5 A	DATA X'A5A5A5A5'
827	01 00280	FF000000 A	BYTE0 DATA X'FF000000'
828	01 00281	00FF0000 A	BYTE1 DATA X'00FF0000'
829	01 00282	0000FF00 A	BYTE2 DATA X'0000FF00'
830	01 00283	000000FF A	BYTE3 DATA X'000000FF'
831	01 00284	00000004 A	BYTMAX DATA X'4'
832	01 00285	4800029C	BYTAND AND,O MASK
833	01 00286	32000280	BYTMOD LW,O BYTE0
834	01 00287	680000E9	BYTRET B RETBYT
835	01 00288	00000000 A	BYTCNT DATA 0
836	01 00289	68000060	BRST B START
837	01 0028A	6800014A	PAGRET B RETPAG
838	01 0028B	00000008 A	PATLIM DATA X'8'
839	01 0028C	3200027C	PATSCF LW,O PATTRN
840	01 0028D	20000000 A	PGAIND DATA X'20000000'
841	01 0028E	00000000 A	PATCNT DATA 0
842	01 0028F	00000000 A	PATSTS DATA 0
843	01 00290	00000000 A	CMPATR DATA 0
844	01 00291	000FFFFF A	FIVES DATA X'FFFFFF'
845	01 00292	00555555 A	FIVES DATA X'555555'
846	01 00293	00000000 A	FLPCNT DATA 0
847	01 00294	32000290	LADRG LW,O CMPATR
848	01 00295	3200029D	LDMSI1 LW,C MINS1
849	01 00296	3200028F	LEDPAT LW,O PATS1B
850	01 00297	00000000 A	R DATA 0
851	01 00298	00000000 A	RR DATA 0
852	01 00299	00800000 A	R8 DATA X'800000'
853	01 0029A	01000000 A	PMAX DATA X'1000000'
854	01 0029B	10000000 A	REGIND DATA X'10000000'
855	01 0029C	00000000 A	MASK DATA 0
856	01 0029D	FFFFFFFFFF A	MINS1 DATA X'FFFFFFFF'
857	01 0029E	3500029F	STRPAT STW,O TEMP
858	01 0029F	00000000 A	TEMP DATA 0

31

SIGMA 5/7 CPU DIAGNOSTIC-PATTERN 704043-51C00 10 OCT, 1968

			PAGE
859			
860	01 002A0	00000810 A	ARMINT DATA X'810'
861	01 002A1	65C00197	BIRLBD BIR,C EXRET
862	01 002A2	68000000 A	BT6BIR BCR,C 0
863	01 002A3	680001D8	BT8ERR BCR,O MEXERR
864	01 002A4	00000000 A	FRRCTR DATA 0
865	01 002A5	2E000000 A	HALT WAIT
866	01 002A6	30000000 A	MACERI DATA X'30000000'
867	01 002A7	6400017F	MACRFT BCR,O MACRET
868	01 002A8	0001FFFF A	MAXCBR DATA X'0001FFFF'
869	01 002A9	0000020F A	MAXPAG DATA X'20F'
870	01 002AA	7FFFFFFF A	MAXPBS DATA X'7FFFFFFF'
871	01 002AB	00000000 A	MEMAX DATA 0
872	01 002AC	3E100300 A	MEMFIL STW,1 X'300'
873	01 002AD	00000000 A	MEMIN DATA 0
874	01 002AE	32500000 A	MEMLBD LW,S 0
875	01 002AF	35600000 A	MEMSTE STW,6 0
876	01 002B0	68000197	MEXRFT BCR,O EXRET
877	01 002B1	40000000 A	MEXERI DATA X'40000000'
878	01 002B2	80000000 A	MINUS1 DATA X'80000000'
879	01 002B3	FFF0E0300 A	N300 DATA X'FFFEC300'
880	01 002B4	00000001 A	ONE DATA 1
881	01 002B5	00000300 A	P300 DATA X'300'
882	01 002B6	00000000 A	PAGE DATA 0
883	01 002B7	00000000 A	PAGEP DATA 0
884	01 002B8	00000000 A	PAGBFG DATA 0
885	01 002B9	00000000 A	PAGLIM DATA 0
886	01 002BA	00000000 A	PASCTR DATA 0
887	01 002BB	00000000 A	PASTAG DATA 0
888	01 002BC	0000000F A	REGLIM DATA F
889	01 002BD	00000000 A	SAVERR DATA 0
890	01 002BE	35B00000 A	ST6BCP STW,B 0
891	01 002BF	35A00000 A	ST6BIR STW,A 0
892	01 002C0	35900000 A	ST8RE9 STW,9 0
893	01 002C1	00000000 A	ZFR0 DATA 0
894	01 002C2	FFFFFFFFFF A	7FSZRA DATA X'FFFFFFFF'
895	01 00060		END START

32